Reduced instruction set computer - PDFSEARCH.IO - Document Search Engine

Reduced instruction set computer
Results: 224

#	Item
71	The HP PA-8000 RISC CPU A High Performance Out-of-Order Processor Ashok Kumar Hot Chips VIII Add to Reading List Source URL: www.hotchips.org Language: English - Date: 2013-07-27 22:47:33 Central processing unit Instruction set architectures PA-8000 Microprocessors PA-RISC Reduced instruction set computing CPU cache Microarchitecture Runway bus Computer architecture Computer hardware Computing
72	SPEC GaAs SPARCTM RISC Processor Developed by Systems & Processes Engineering Corporation (SPEC) Add to Reading List Source URL: www.hotchips.org Language: English - Date: 2013-07-27 22:43:55 CPU cache Cache Central processing unit Computer memory Reduced instruction set computing Instruction set architectures Computer hardware Computer architecture Computing
73	PA-RISC 2.0 Firmware Architecture Reference Specification Version 1.0 Printed in U.S.A. August 22, 2001 Add to Reading List Source URL: ftp.parisc-linux.org Language: English - Date: 2001-09-04 11:38:08 Instruction set architectures Subroutines Source code Assembly languages Calling convention Pointer Addressing mode 64-bit Reduced instruction set computing Computing Computer programming Software engineering
74	August 26, 1991- Memorial Hall Auditorium Welcome and Opening Remarks 8:30-8:45 Martin Freeman, General Chair Add to Reading List Source URL: www.hotchips.org Language: English - Date: 2013-07-27 22:44:23 MIPS Technologies Digital electronics Microprocessors Reduced instruction set computing Silicon Graphics Intel R4000 64-bit John L. Hennessy Computer hardware Computing Electronic engineering
75	Hummingbird: A Low-Cost Superscalar PA-RISC Processor Stephen Undy Hewlett-Packard Hot Chips V Add to Reading List Source URL: www.hotchips.org Language: English - Date: 2013-07-27 22:45:25 Computer memory Instruction set architectures Central processing unit CPU cache Cache PA-RISC Reduced instruction set computing Hewlett-Packard Dynamic random-access memory Computer hardware Computing Computer architecture
76	The LIFE Family of High Performance Single Chip VLIWs Gerrit A. Siavenburg, Philips Research Palo Alto Andrew S. Huang, Carnegie Mellon University1 Yen C. Lee, Philips Research Palo Alto Add to Reading List Source URL: www.hotchips.org Language: English - Date: 2013-07-27 22:44:28 Reduced instruction set computing VAX Central processing unit Very long instruction word Benchmark Computer architecture Computing Instruction set architectures
77	Tradeoffs in Buffering Speculative Memory State for Thread-Level Speculation in Multiprocessors ´ GARZARAN ´ MAR´ıA JESUS Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2006-02-05 01:16:31 Central processing unit Computer memory Parallel computing Microarchitecture Process Circular buffer Reduced instruction set computing Cache Computing Computer hardware Computer architecture
78	The RISC-V Instruction Set Manual Volume I: User-Level ISA Version 2.0 Andrew Waterman, Yunsup Lee, David Patterson, Krste Asanovi´c CS Division, EECS Department, University of California, Berkeley Add to Reading List Source URL: riscv.org Language: English - Date: 2014-08-05 19:51:49 Instruction set X86 Microarchitecture Central processing unit ARM architecture Reduced instruction set computing 64-bit Very long instruction word IBM POWER Computer architecture Instruction set architectures DEC Alpha
79	Welcome to our first issue! RISC and ERN (NSW) Training Staff in RISC Add to Reading List Source URL: marilliondesigns.com Language: English - Date: 2008-03-21 20:34:02 Reduced instruction set computing Computing Computer hardware
80	Capability Hardware Enhanced RISC Instructions: CHERI Instruction-set architecture Add to Reading List Source URL: www.cl.cam.ac.uk Language: English - Date: 2015-01-15 09:17:36 MIPS architecture Ring Instruction set Capability-based security 64-bit Hypervisor Kernel Reduced instruction set computing Memory protection Computer architecture Central processing unit Instruction set architectures

UPDATE